

## IA32 Reference Sheet (GNU assembler format)

### IA32 instructions

<code>movl Src, Dest</code>	<code>Dest = Src</code>
<code>movsbl Src, Dest</code>	<code>Dest (long) = Src (byte), sign extend</code>
<code>addl Src, Dest</code>	<code>Dest = Dest + Src</code>
<code>subl Src, Dest</code>	<code>Dest = Dest - Src</code>
<code>imull Src, Dest</code>	<code>Dest = Dest * Src</code>
<code>sall Src, Dest</code>	<code>Dest = Dest &lt;&lt; Src</code>
<code>sarl Src, Dest</code>	<code>Dest = Dest &gt;&gt; Src (arithmetic shift)</code>
<code>shrl Src, Dest</code>	<code>Dest = Dest &gt;&gt; Src (logical shift)</code>
<code>xorl Src, Dest</code>	<code>Dest = Dest ^ Src</code>
<code>andl Src, Dest</code>	<code>Dest = Dest &amp; Src</code>
<code>orl Src, Dest</code>	<code>Dest = Dest   Src</code>
<code>notl Src, Dest</code>	<code>Dest = ~Dest</code>
<code>incl Src, Dest</code>	<code>Dest = Dest + 1</code>
<code>decl Src, Dest</code>	<code>Dest = Dest - 1</code>
<code>negl Src, Dest</code>	<code>Dest = -Dest</code>
<code>leal Src, Dest</code>	<code>Dest = address of Src</code>
<code>cmpl Src2, Src1</code>	<code>Sets CCs Src1 - Src2</code>
<code>testl Src2, Src1</code>	<code>Sets CCs Src1 &amp; Src2</code>
<code>jmp label</code>	<code>jump</code>
<code>je label</code>	<code>jump equal</code>
<code>jne label</code>	<code>jump not equal</code>
<code>jg label</code>	<code>jump greater (signed)</code>
<code>jge label</code>	<code>jump greater or equal (signed)</code>
<code>jl label</code>	<code>jump less (signed)</code>
<code>jle label</code>	<code>jump less or equal (signed)</code>
<code>js label</code>	<code>jump negative</code>
<code>jns label</code>	<code>jump non-negative</code>
<code>ja label</code>	<code>jump above (unsigned)</code>
<code>jb label</code>	<code>jump below (unsigned)</code>
<code>push Src</code>	<code>%esp = %esp - 4, Mem[%esp] = Src</code>
<code>pop Dest</code>	<code>Dest = Mem[%esp], %esp = %esp + 4</code>
<code>call label</code>	<code>push address of next instruction, jmp label</code>
<code>leave</code>	<code>movl %ebp, %esp, pop %ebp</code>
<code>ret</code>	<code>%eip = Mem[%esp], %esp = %esp + 4</code>

### Addressing modes

#### • Immediate

`$value` value  
value: constant integer value  
`movl $17, %eax`

#### • Normal

`(R)` Mem[Reg[R]]  
R: register specifies memory address  
`movl (%ecx), %eax`

#### • Displacement

`D(R)` Mem[Reg[R] + D]  
R: register stores start of memory region  
D: constant displacement specifies offset  
`movl 8(%ebp), %edx`

#### • Indexed

`D(Rb,Ri,S)` Mem[Reg[Rb] + S\*Reg[Ri] + D]  
Rb: base register: any register  
Ri: index register: any except %esp  
D: constant displacement  
S: scale: 1, 2, 4, or 8  
`movl 0x100(%ecx,%eax,4), %edx`

### Instruction suffixes

b byte  
w word (2 bytes)  
l long (4 bytes)

### Condition codes

**CF** Carry Flag  
**ZF** Zero Flag  
**SF** Sign Flag  
**OF** Overflow Flag

### Eight general-purpose Registers

`%eax, %ecx, %edx,  
%ebx, %esi, %edi,  
%esp, %ebp`