

CS 31 Homework 7: Virtual Memory – **due Apr 26**

Your Name(s)/Lab Section(s):

Question 1

For each of the following IA32 instructions, indicate whether the instruction could cause a page fault, whether it could cause a cache miss, and whether it could cause a dirty bit to be set to 1.

(a) `movl (%eax), %ebx`

Page fault? YES or NO | Cache miss? YES or NO | Dirty bit? YES or NO

(b) `movl $7, %ecx`

Page fault? YES or NO | Cache miss? YES or NO | Dirty bit? YES or NO

(c) `movl $7, (%edx)`

Page fault? YES or NO | Cache miss? YES or NO | Dirty bit? YES or NO

(d) `addl -8(%eax), %ebx`

Page fault? YES or NO | Cache miss? YES or NO | Dirty bit? YES or NO

For the next three questions you will be tracing memory accesses in a system with the following architecture:

- 8-bit virtual addresses
- 4 pages of physical RAM
- 16-byte page size

Question 2

How many bytes of data can a single process store in:

- (a) physical memory (b) virtual memory

Question 3

For each the given virtual addresses, divide the address into the page number and page offset.

1 0 0 0 1 0 1 0

1 0 0 0 1 1 1 1

1 0 1 0 1 0 1 0

Question 4

On the accompanying Page Table diagram, show the results of the following memory operations on RAM and the Page Table. Assume first-in-first-out replacement. Within each box, time should progress downward, so the first address loaded appears at the top and subsequent changes are written below. To the right of the table, label each change with number of the operation that caused it. Annotate each operation below with *hit* or *page fault* to indicate whether the data was found in physical memory. Don't forget to update the valid bits, especially when a page is kicked out!

1. R 0 0 0 1 1 0 1 0

6. W 0 0 0 0 1 0 0 1

2. W 0 0 0 1 1 0 1 1

7. R 0 0 0 0 0 0 0 0

3. R 1 1 1 1 1 0 0 0

8. R 0 1 0 1 0 1 1 1

4. R 1 1 1 1 1 0 1 0

9. W 0 0 0 1 1 0 1 0

5. R 0 1 1 0 1 0 0 0

10. R 0 0 0 1 1 1 0 1

Page Table

#	R/W address	index	V	frame	status	
		0	0		initial state	
		1	0		initial state	
...	
		5	0		initial state	
		6	0		initial state	
...	
		15	0		initial state	