Names:

Answer these questions for direct-mapped cache, given a system with:

• 8-bit memory addresses

• 4 cache lines

• 2-byte cache block size

Question 1

How many bytes of data can be stored in the cache? Do not include metadata like the tag or valid bit.

Question 2

How are the tag bits used in a direct mapped cache? How are the byte offset bits used in a direct mapped cache?

Question 3

Divide the following two sets of address bits into the tag and byte offset:

1 0 1 0 1 1 0 0

0 0 1 1 1 1 0 1

Question 4

On the diagram of the Direct Mapped Cache on the next page, show the results of the following memory operations (R: read, W: write). Within each box, time should progress downward, so the first address loaded appears at the top and subsequent changes are written below. To the right of the table, label each change with number of the operation that caused it. Don't forget to update the dirty and valid bits! Additionally, annotate each operation below indicating if it is a hit or miss, and if it caused something else to be evicted from the cache enter Yes under replaced?, otherwise enter No.

hit or miss? replaced? (Yes/No	hit or										
		0	1	0	1	0	1	0	0	R	1.
		1	1	0	1	0	1	0	0	W	2.
		٥	0	1	1	0	0	1	1	D	2
		U	U	1	1	U	U	1	1	n	٥.
		0	1	0	1	0	0	1	1	R	4.
		1	1	0	1	0	0	1	1	R	5.
		1	0	1	1	1	1	0	0	W	6.
		0	0	1	1	1	1	0	0	R	7.
		0	0	1	1	0	1	0	0	W	8.

Table 1: Direct Mapped Cache

index	dirty	valid	tag
	0	0	
0			
	0	0	
1			
	0	0	
2			
		_	
	0	0	
3			