Names and Lab sections:

In this assignment, you will be tracing memory accesses for a set associative cache. Assume the following architecture characteristics:

- ullet 8-bit memory addresses
- The cache is 2-way set associative with a total of 4 sets
- 2-byte cache block size

Question 1

How many bytes of data can be stored in the cache? Do not include metadata like the tag, dirty bit, valid bit, or LRU bit.

Question 2

How are the index bits used in a set associative cache?

How are the tag bits used in a set associative cache?

Question 3

Divide the following two addresses into their tag, index and byte offset parts.

1 0 1 0 1 0 1 0

0 0 1 1 1 0 1 1

Question 4

On the diagram of the set associative cache on the next page, show the results of the following memory operations (R: read, W: write). Within each box, time should progress downward, so the first address loaded appears at the top and subsequent changes are written below. To the right of the table, label each change with number of the operation that caused it. Annotate each operation below with *hit* or *miss* to indicate whether the block was found in the cache. Don't forget to update the dirty, valid, and LRU bits!

Assume that an LRU value of 0 means the left line in the set was least recently used and that 1 means the right line was used least recently.

 $1. \quad {\tt R} \ {\tt O} \ {\tt O} \ {\tt O} \ {\tt 1} \ {\tt 1} \ {\tt O} \ {\tt 1} \ {\tt O}$

5. R 0 1 1 0 1 0 0 0

2. W 0 0 0 1 1 0 1 1

6. W 0 0 0 0 1 0 0 1

 $3. \quad \texttt{R} \ \texttt{1} \ \texttt{1} \ \texttt{1} \ \texttt{1} \ \texttt{1} \ \texttt{0} \ \texttt{0} \ \texttt{0}$

7. R 0 0 0 0 0 0 0 0

4. R 1 1 1 1 1 0 1 0

8. W 0 0 0 1 1 0 1 0

set	2200	D	V	tag	D	V	tag
	1	0	0			0	
0							
	0	0	0			0	
1							
	0	0	0			0	
2							
	1	0	0			0	
3							