CS 31: Introduction to Computer Systems 24 Virtual Memory 04-22-2025



The Operating System

(1) How a Computer Runs a Program:

Program

Operating System

Computer Hardware

- OS role in running programs on system
- (2) How to <u>Efficiently</u> Run Programs
 - OS abstractions and HW management for running programs efficiently

Operating System

Special SW sits between the HW & User/Program:

User
Program
Operating System
Computer Hardware

1. Manages the underlying HW

- Coordinates shared access to HW
- Efficiently schedules/manages HW resources
- 2. Provides easy-to-use interface to the HW
 - just type: ./a.out to run a program
 - fopen, fscanf to interact with stored data (files)

Memory

- Abstraction goal: make every process think it has the same memory layout.
 - MUCH simpler for compiler if the stack always starts at 0xFFFFFFF, etc.
- Reality: there's only so much memory to go around, and no two processes should use the same (physical) memory addresses.

OS (with help from hardware) will keep track of who's using each memory region.



OxFFFFFFF

Memory Terminology

<u>Virtual (logical) Memory</u>: The abstract view of memory given to processes. Each process gets an independent view of the memory.



<u>Physical Memory</u>: The contents of the hardware (RAM) memory. Managed by OS. Only <u>ONE</u> of these for the entire machine!

Paging Vocabulary

- For each process, the <u>virtual</u> address space is divided into fixed-size <u>pages</u>.
- For the system, the physical memory is divided into fixed-size frames.
- The size of a page is equal to that of a frame.
 - Often 4 KB in practice.

Main Idea

- ANY virtual page can be stored in any available frame.
 - find an appropriately-sized memory gap?
 - very easy!- they're all the same size.



Paging

VM and PM divided into Page-sized chunks Any page of VM can be stored in any frame of PM



Paging

Any page of VM can be stored in any frame of PM



Q: How to know which Physical Frame of RAM stores Pi's Virtual Page p?

A: OS has to keep mapping of VP to PF for each process

Page Tables

OS keeps a page table data structure for each process

Each page table entry (PTE) maps one of the process's virtual pages to a physical page frame of RAM



Page Tables are Stored in Memory

With Each Process, the OS keeps the base address of its Page Table in memory

- Page Table: array of PTEs indexed by virtual page number
- On a context switch: OS loads Pi's page table base address into a special register: Page Table Base Register



OS and PTBR on Context Switch

On a context switch Pi to Pj: OS saves Pi's PTBR value and loads Pj's PTBR value into PTBR



OS and PTBR on Context Switch

On a context switch Pi to Pj: OS saves Pi's PTBR value and loads Pj's PTBR value into PTBR



Virtual Addresses

Every byte's virtual address is divided into 2 parts:

- 1. Byte offset within a page (d): low-order bits
 - Number of bits depends on the page size
 - 4KB pages: 4KB is 2¹², so 12 bits for page offset
- 2. Page Number (p): high-order bits
 - Whichever high-order bits are left after byte offset bits

For a Virtual Address Space of 2ⁿ bytes, with page size of 2^k bytes, the VA bits are interpreted as:

k	k-1	0
Virtual page number: p	Byte offset within page: d	

Physical Addresses

Every byte's physical address is divided into 2 parts:

- 1. Byte offset within a page (d): low-order bits
 - Number of bits depends on the page size
 - Virtual Page and physical frame are the same size, so the byte offset bits from the VA are identical to the byte offset bits in the PA
- 2. Frame Number (f): high-order bits
 - The high-order bits that are left over after the byte offset bits

For a Physical Addresses space of 2^m bytes, with a page (and frame) size size of 2^k bytes, the PA bits are interpreted as:



Virtual to Physical Address Translation



Physical address: used to address RAM

Example

Virtual Address: 8 bits, Page Size: 16 bytes, 8 page frames of RAM

• For each VA below, break into its Page Number and Offset and translate to is Physical Address using part of the Page Table below

Virtual Address	Page Number	Offset	Physical Address
00110101			
00011100			
0000010			
00111101			
00100101			

Page Table (1 st part of it)						
Entry Num Valid Frame Num						
0000	1	101				
0001	1	110				
0010	1	111				
0011	1	010				
0100	1	000				

- 1. How many bits of VA for page offset?
- 2. How many bits of VA for page number?
- 3. How many bits are physical addresses?

Example Solution

Virtual Addresses are 8 bits and Page Size is 16 bytes:

low order 4 bits for page offset $(2^4 = 16)$

remaining high-order 4 bits for virtual page number

Virtual Address	Page Number	Offset	Physical Address
00110101	0011	0101	010 0101
00011100			
00000010			
00111101			
00100101			

Page Table						
Entry Num Valid Frame Num						
0000	1	101				
0001	1	110				
0010	1	111				
0011	1	010				
0100	1	000				

8 Frames of Physical Memory, each 16 bytes:

- 3 bits for frame num
- 4 bits for page offset

PAs are 7 bits

Example Solution

Virtual Addresses are 8 bits and Page Size is 16 bytes:

low order 4 bits for page offset $(2^4 = 16)$

remaining high-order 4 bits for virtual page number

Virtual Address	Page Number	Offset	Physical Address
00110101	0011	0101	0100101
00011100	0001	1100	1101100
00000010	0000	0010	1010010
00111101	0011	1101	0101101
00100101	0010	0101	1110101

Page Table						
Entry Num	Valid	Frame Num				
0000	1	101				
0001	1	110				
0010	1	111				
0011	1	010				
0100	1	000				

8 Frames of Physical Memory, each 16 bytes:

- 3 bits for frame num
- 4 bits for page offset

PAs are 7 bits

Not All pages of Pi's VAS need to be stored in RAM (and they might not all fit)



- + More Efficient Use of RAM
 - Unused or rarely used pages of a Pi's virtual address space can be on disk
 - RAM space for storing pages that are actively being used
 - Main Memory is a <u>cache</u> for Virtual Address space on disk

Page Table Valid bit indicates if a Virtual Page is currently stored in RAM

- 1: yes, PTE entry stores valid Frame num mapping
- 0: no, PTE entry stores disk location of page



Page Fault Regs Cache • *Page fault:* reference to VM address that RAM is not in physical memory Disk **VPs in Physical Memory** Page Table Virtual Page Num 3 PF 0 VP₁ Valid In Memory VP 2 PTE 0 0 null VP 7 VP 4 PF 3 0

null VPs on disk 0 PTE 6 0 PTE 7 VP 1 VP 2 Valid bit 0: Mapping is disk address VP 3 of where VA page 3 is stored VP 4 on disk VP₆ VP 7

Page Fault Handling by the OS

Page fault causes an interrupt to get OS to handle it

mechanism of handling a page fault:

- 1. reads in the virtual page from disk
- 2. stores it in a physical memory frame
- 3. Updates PTE with frame num & valid bit = 1
- 4. Restarts instruction that cause the page fault

If RAM is full, the OS needs to pick a page to kick out of RAM: OS needs a <u>page replacement</u> **policy**

– FIFO, Random, LRU, ...

Page Faults are Expensive

- Disk: 5-6 orders magnitude slower than RAM
 - Very expensive; but if very rare, tolerable
- Example
 - RAM access time: 100 nsec
 - Disk access time: 10 msec
 - p = page fault probability



- Effective access time: 100 + p × 10,000,000 nsec
- If p = 0.1% (99.9% hit rate), effective access time = 10,100 nsec!
- Good Replacement Policy can have huge effect on performance (keep page fault rate low)

CS45 (and CS44) investigate page replacement policies

OS's Page Replacement Policy

Selects which page to replace (move to disk) to make room in RAM for faulting page

Consider/Evaluate these 3 policies:

- 1. LRU: kick out least recently used page from RAM
- 2. FIFO: kick out the oldest page in RAM
- 3. Random: pick a random page to kick out of RAM

When might each work well? not so well? What info does OS need to keep to implement? Handing faults from disk seems very expensive. How can we get away with this in practice?

- A. We have lots of memory, and it isn't usually full.
- B. We use special hardware to speed things up.
- C. We tend to use the same pages over and over.

D. This is too expensive to do in practice!

Paging Example

Step through stream of Virtual Addresses from two processes context switched on and off CPU:

- 1. Show how bits of each address is used for each Virtual Address & its Physical Address mapping
- 2. Translate each VA to its PA using the appropriate PTE
- 3. Update Pi and Pj's PTEs appropriately as you go
- 4. Show the history of the contents of RAM as these addresses are accessed (which virtual page of which process does it store)
- 5. Implement FIFO (First-In-First-Out) page replacement

order of memory accesses of 2 processes, Pi and Pj, running on CPU (note context switches)

Pi running:	VA (page #, offset)	PA (frame #, offset)	Page Fault?
00011101			
01100001			
11100001			
00010010			
Pj running (co	ontext switch)		
00011101			
00010010			
01100001			
11100001			
Pi running: (co	ontext switch)		
00011010			
01100100			
Pj running: (co	ontext switch)		
11101111			
01100110			

Pi's Page Table

Pj's Page Table

Pi's	Valid	Frame	Pj's	Valid	Frame		
0	0		0	0			
1	0		1	0		frame	Whose Page
2	0		2	0		0	
3	0		3	0			
4	0		4	0		1	
5	0		5	0			
6	0		6	0		2	
14	0		14	0			
15	0		15	0			

Page Size: 16 bytes 4 frames of RAM

8 bit virtual addresses

Let's figure out VA and PA bits and sizes first....

Virtual Address (VA): 8 bits Page Size: 16 bytes 4 frames of RAM

Q1: How many bits of VA for page offset?

Q2: How many bits of VA for page number?

Q3: How many bits are physical addresses? How many for frame number, and for frame offset?

Virtual Address (VA): 8 bits Page Size: 16 bytes 4 frames of RAM

Q1: How many bits of VA for page offset? 4

• page size is 16 bytes (2⁴) → need 4 bits to address all 16 bytes in the page

Q2: How many bits of VA for page number? 4

• Num bits in VA – Num bits for page offset = 8 – 4 = 4

Q3: How many bits are physical addresses? 6

- 4 bits for the frame offset (to address bytes in each frame frame of 16 bytes)
- Plus 2 bits to specify which of 4 frame numbers $(2^2 = 4)$

Pi's	Valid	Frame	Pj's	Valid	Frame	RAM	Whose Page
0	0		0	0		0	
1	0		1	0		1	
2	0		2	0		2	
3	0		3	0		3	
4	0		4	0			· · · · · · · · · · · · · · · · · · ·
5	0		5	0		P.	age Size: 16 bytes
6	0		6	0		8	bit VA: 4 bits page num
							4 bits page offset
14	0		14	0		6	bit PA: 2 bits frame num
15	0		15	0			4 bits frame offset

Pi running:	VA (page #, offset)	PA (frame #, offset)	Page Fault?
00011101	0001 1101		Yes: Valid bit ==0
01100001			
11100001			
00010010			

Pi's	Valid	Frame	Pj's	Valid	Frame	RAM	Whose Page
0	0		0	0		0	Pi:0001
1	0		1	0		1	
2	0		2	0		2	
3	0		3	0		3	
4	0		4	0			
5	0		5	0		P.	age Size: 16 bytes
6	0		6	0		8	bit VA: 4 bits page num
							4 bits page offset
14	0		14	0		6	bit PA: 2 bits frame num
15	0		15	0			4 bits frame offset

Pi running:	VA (page #, offset)	PA (frame #, offset)	Page Fault?
00011101	0001 1101	00 1101	Yes: Valid bit ==0
01100001			
11100001			
00010010			

Pi's	Valid	Frame	Pj's	Valid	Frame	RAM	Whose Page
0	0		0	0		0	Pi:1
1	0 1	0	1	0		1	Pi:6
2	0		2	0		2	Pi:14
3	0		3	0		3	
4	0		4	0			
5	0		5	0		P 4	age Size: 16 bytes
6	0 1	1	6	0		8	bit VA: 4 bits page num
							4 bits page offset
14	0 1	2	14	0		6	bit PA: 2 bits frame num
15	0		15	0			4 bits frame offset

Pi running:	VA (page #, offset)	PA (frame #, offset)	Page Fault?
00011101	(0001, 1101)	001101 (<mark>00, 1101</mark>)	Yes: Valid bit ==0
01100001	(0110, 0001)	010001 (01, 0001)	Yes: Valid bit == 0
11100001	(1110, 0001)	100001 (10, 0001)	Yes: Valid bit == 0
00010010	(0001, 0010)	000010 (00, 0010)	No: V==1, Frame#: 0

Pi's	Valid	Frame	Pj's	Valid	Frame	RAM	Whose Page
0	0		0	0		0	Pi:1 , Pj:6
1	1 0	0	1	01	3	1	Pi:6 , Pj:14
2	0		2	0		2	Pi:14
3	0		3	0		3	Pj:1
4	0		4	0			
5	0		5	0		P 4	age Size: 16 bytes frames of RAM
6	1 0	1	6	01	0	8	bit VA: 4 bits page num
							4 bits page offset
14	1	2	14	01	1	6	bit PA: 2 bits frame num
15	0		15	0			4 bits frame offset

Pj running	VA (page #, offset)	PA (frame #, offset)	Page Fault?
00011101	(0001, 1101)	111101 (<mark>11, 1101</mark>)	Yes (V==0)
00010010	(0001, 0010)	110010 (11,0010)	No (V==1, Frame#: 3)
01100001	(0110, 0001)	000001 (00,0001)	Yes, replace Frame 0
11100001	(1110, 0001)	010010 (01, 0010)	Yes, replace 1

Pi's	Valid	Frame	Pj's	Valid	Frame	RAN	M Whose Page
0	0		0	0		0	Pi:1 ,Pj:6
1	0 1	θ 2	1	1 0	3	1	Pi:6 ,Pj:14
2	0		2	0		2	Pi:14 ,Pi:1
3	0		3	0		3	Pj:1 ,Pi:6
4	0		4	0			
5	0		5	0			Page Size: 16 bytes
6	0 1	<u>+</u> 3	6	1	0		8 bit VA: 4 bits page num
							4 bits page offset
14	<u> 1</u> 0	2	14	1	1		6 bit PA: 2 bits frame num
15	0		15	0			4 bits frame offset
Pi runr	ning:	VA (page #,	offset)	PA (fr	ame #, offs	et)	Page Fault?
000110	010	(0001, 101	0)	1010	101010 (10, 1010)		Yes (V==0) replace 2
01100100		(0110, 010	0)	1101	110100 (11, 0100)		Yes (V==0) replace 3
Pj runr	Pj running:						
111013	111	(1110, 111)	1)	0111	011111 (01, 1111)		No (V==1) F#1
011002	110	(0110, 0110	D)	0001	L10 (00, 011	LO)	No (V==1), F#0

Addresses & the Memory Hierarchy

movl -8(%rbp), %rax # load from Memory into Reg Virtual address: value of -8(%rbp)





Main memory (RAM)

How value is read into Register:

1. Check if the value at the load address is already in the cache. If so, copy it from cache into register & done.

Use Virtual Address for cache lookup*

2. Else, cache miss, need to read in from RAM, copy into Cache, copy into register.

Need Physical Address to read from RAM

*common, but some HWs could use physical addresses for lookup

Example: Addresses and Memory

32 bit Virtual Address: 000000111101100101111111100010

 First try to find byte(s) in the cache (Direct Mapped, 2¹⁰ lines, 8 byte blocks)

Divide VA into: tag, index, byte offset 000000111101100101 111111100 010

(3)	941) (10	020) (2)
Tag (19 bits)	Index (10 bits)	Byte offset (3 bits)
3941	1020	2

Cache Memory (not RAM)



a. Use index bits to find line (1024)

b. Valid but Tag (3941) doesn't match one in cache line (1323)

cache miss \rightarrow need to read bytes from RAM (using PA)

2. Read from RAM: 1st get PA associated with this VA

a. Divide up VA bits into page number and offset (assume 4KB page size)





Why Virtual Memory?

- Uses main memory efficiently
 - + Main Memory: a cache for the parts of virtual address spaces that are being accessed (rest can stay on disk)
 - + Pages from processes address spaces can be mapped into any Physical Memory frames
- Simplifies memory management
 - + Each process gets same uniform linear address space
- Isolates address spaces
 - + One process can't interfere with another's memory
 - MMU won't map into another Process's address space in RAM
 - OS swaps PTBR on process context switch (P_i can only use P_i's PTE mappings)



Why Not Virtual Memory?



Memory access is now more expensive:

- Extra Memory space to store Page Tables
- Extra Address Translation costs per access
 - Two memory accesses per byte fetched from RAM:
 - 1 to access the PTE in RAM
 - 1 to access the byte of data in RAM

Can we do better than this?

Every Memory access is now more expensive:

Two memory accesses per byte fetched from RAM:

1 to access the PTE + 1 to access the byte of data

every RAM access is twice as slow!!!

Q: Can we make this faster?

Can we do something to avoid having to access the PTE in RAM on every load or store (ex. movq \$10,-8(%rbp)) to program virtual address space stored in RAM ?

Can we do better than this?

Every RAM access is 2 times as slow with Paging!

1 RAM to access the PTE + 1 to access data byte

Q: What technique have we seen to make Memory accesses faster?

Q: Do we expect locality in VA to PA?

A: Cache VA to PA Translations (Mappings)

- Cache recent translations of Virtual Page Number to Physical Frame Number
- If Cache contains a translation, don't need to access PTE in RAM to translate VA to PA!

TLB: Translation Look-aside Buffer



- Fast, small HW cache that keeps most recent page# to frame# translations
 - Fully associative hardware lookup
 - On hit: get Physical Frame number from cache vs. PTE
 - On miss: get PTE from RAM, cache translation in TLB

TLB: Translation Look-aside Buffer



 Only on a TLB miss do need to go to RAM to access the PTE to get the page# to frame# mapping

VM Summary

- Operating System implements Abstraction of Virtual Memory
 - Part of implementing the "Lone View"
 - Makes more Efficient use of Memory
- Paging is typical implementation
 - Mapping Virtual to Physical Addresses
 - Page Tables with each Process
 - Need some HW support
 - PTBR stores base address of a Pi's Page Table in memory
 - OS saves/restores value on CXS
- Trade-offs in choosing VM or not

+'s of VM usually way outweigh the -'s