CS 31: Introduction to Computer Systems

15-16: Storage and Memory March 26-31, 2020



Transition

- First half of course: hardware focus
 - How the hardware is constructed
 - How the hardware works
 - How to interact with hardware / ISA
- Up next: performance and software systems
 - Memory performance
 - Operating systems
 - Standard libraries (strings, threads, etc.)

Efficiency

- How to <u>Efficiently</u> Run Programs
- Good algorithm is critical...
- Many systems concerns to account for too!
 - The memory hierarchy and its effect on program performance
 - OS abstractions for running programs efficiently
 - Support for parallel programming

Suppose you're designing a new computer architecture. Which type of memory would you use? <u>Why?</u>

- A. low-capacity (~1 MB), fast, expensive
- B. medium-capacity (a few GB), medium-speed, moderate cost
- C. high-capacity (100's of GB), slow, cheap
- D. something else (it must exist)

Suppose you're designing a new computer architecture. Which type of memory would you use? <u>Why?</u>

- A. low-capacity (~1 MB), fast, expensive
- B. medium-capacity (a few GB), medium-speed, moderate cost
- C. high-capacity (100's of GB), slow, cheap
- D. something else (it must exist)

trade-off between capacity and speed

Classifying Memory

- Broadly, two types of memory:
 - 1. Primary storage: CPU instructions can access any location at any time (assuming OS permission)
 - 2. Secondary storage: CPU can't access this directly

Random Access Memory (RAM)

- Any location can be accessed directly by CPU
 Volatile Storage: lose power → lose contents
- Static RAM (SRAM)
 - Latch-Based Memory (e.g. RS latch), 1 bit per latch
 - Faster and more expensive than DRAM
 - "On chip": Registers, Caches
- Dynamic RAM (DRAM)
 - Capacitor-Based Memory, 1 bit per capacitor
 - "Main memory": Not part of CPU

Memory Technologies

• Static RAM (SRAM)

– 0.5ns – 2.5ns, \$2000 – \$5000 per GB

- Dynamic RAM (DRAM)
 - 50ns 100ns, \$20 \$75 per GB
 (Main memory, "RAM")

We've talked a lot about registers (SRAM) and we'll cover caches (SRAM) soon. Let's look at main memory (DRAM) now.

Dynamic Random Access Memory (DRAM)

Capacitor based:

- cheaper and slower than SRAM
- capacitors are leaky (lose charge over time)
- <u>Dynamic</u>: value needs to be refreshed (every 10-100ms)



Example: DIMM (Dual In-line Memory Module):

Connecting CPU and Memory

- Components are connected by a bus:
 - A bus is a collection of parallel wires that carry address, data, and control signals.
 - Buses are typically shared by multiple devices.



How Memory Read Works

(1) CPU places address A on the memory bus. Load operation: movl(A), %eax



Read (cont.)

(2) Main Memory reads address A from memory, fetches value at that address and puts it on the bus



Read (cont.)

Load operation: movl(A), %eax

(3) CPU reads value from the bus,

- copies it into register %eax,
- a copy also goes into the on-chip cache memory



Write

- 1. CPU writes A to bus, memory reads it
- 2. CPU writes value to bus, memory reads it
- 3. Memory stores value, y, at address A



Secondary Storage

- Disk, Tape Drives, Flash Solid State Drives, ...
- Non-volatile: retains data without a charge
- Instructions <u>CANNOT</u> directly access data on secondary storage
 - No way to specify a disk location in an instruction
 - Operating System moves data to/from memory

Secondary Storage



What's Inside A Disk Drive?



Image from Seagate Technology

Reading and Writing to Disk

Data blocks located in some **Sector** of some **Track** on some **Surface**

- 1. Disk Arm moves to correct track (seek time)
- 2. Wait for sector spins under R/W head (rotational latency)
- 3. As sector spins under head, data are Read or Written (transfer time)



Memory Technology

Like walking:

• Static RAM (SRAM)

– 0.5ns – 2.5ns, \$2000 – \$5000 per GB

Down the hall

- Dynamic RAM (DRAM)
 - 50ns 100ns, \$20 \$75 per GB

Across campus

Solid-state disks (flash): 100 us – 1 ms, \$2 - \$10 per GB

- Magnetic disk
 - 5ms 15ms, \$0.20 \$2 per GB

To Seattle

1 ms == 1,000,000 ns

The Memory Hierarchy



The Memory Hierarchy



Abstraction Goal

- Reality: <u>There is no one type of memory to rule them</u> <u>all!</u>
- Abstraction: hide the complex/undesirable details of reality.
- Illusion: We have the speed of SRAM, with the capacity of disk, at reasonable cost.

Motivating Story / Analogy

- You work at a video rental store (remember Blockbuster?)
- You have a huge warehouse of movies
 - 10-15 minutes to find movie, bring to customer
 - Customers don't like waiting...
- You have a small office in the front with shelves, you choose what goes on shelves
 - < 30 seconds to find movie on shelf</p>

The Video Store Hierarchy



Quick vote: Which movie should we place on the shelf for tonight?

- A. Eternal Sunshine of the Spotless Mind
- B. The Godfather
- C. Rocky
- D. Spirited Away
- E. There's no way for us to know.

Problem: Prediction

- We can't know the future...
- So... are we out of luck?
 What might we look at to help us decide?
- The past is often a pretty good predictor...

Repeat Customer: Bob

- Has rented "Eternal Sunshine of the Spotless Mind" ten times in the last two weeks.
- You talk to him:
 - He just broke up with his girlfriend
 - Swears it will be the last time he rents the movie (he's said this the last six times)

Quick vote: Which movie should we place on the shelf for tonight?

- A. Eternal Sunshine of the Spotless Mind
- B. The Godfather
- C. Rocky
- D. Spirited Away
- E. There's no way for us to know.

Repeat Customer: Alice

- Alice rented Rocky a month ago
- You talk to her:
 - She's really likes Sylvester Stalone
- Over the next few weeks she rented:
 Rocky II, Rocky III, Rocky IV

Quick vote: Which movie should we place on the shelf for tonight?

- A. Eternal Sunshine of the Spotless Mind
- B. The Godfather
- C. Pulp Fiction
- D. Rocky V
- E. There's no way for us to know.

Critical Concept: Locality

- Locality: we tend to repeatedly access recently accessed items, or those that are nearby.
- Temporal locality: An item accessed recently is likely to be accessed again soon. (Bob)
- Spatial locality: We're likely to access an item that's nearby others we just accessed. (Alice)

In the following code, how many examples are there of temporal / spatial locality? <u>Where are they</u>?

```
int i;
int num = read_int_from_user();
int *array = create_random_array(num);
for (i = 0; i < num; i++) {
   printf("At index %d, value: %d", i, array[i]);
}
```

- A. 1 temporal, 1 spatial
- B. 1 temporal, 2 spatial
- C. 2 temporal, 1 spatial
- D. 2 temporal, 2 spatial
- E. Some other number

In the following code, how many examples are there of temporal / spatial locality? <u>Where are they</u>? (some of them)

```
int i;
int num = read_int_from_user();
int *array = create_random_array(num);
for (i = 0; i < num; i++) {
   printf("At index %d, value: %d", i, array[i]);
```

- Temporal
 - Array base access: for every iteration
 - i, num: access i and num on every iteration
 - printf: access the same instructions multiple times
 - printf: format string
- Spatial
 - printf: params to function call, and instructions come one after another
 - array elements
 - input parameters to a function call
 - instructions in the code above exhibit spatial locality





Big Picture



Cache

- In general: a storage location that holds a subset of a larger memory, faster to access
- CPU cache: an SRAM on-chip storage location that holds a subset of DRAM main memory (10-50x faster to access)
 When I say "cache",

 Goal: choose the <u>right subset</u>, based on past locality, to achieve our abstraction

assume this for now.
Cache Basics



- CPU real estate dedicated to cache
- Usually two levels:
 - L1: smallest, fastest
 - L2: larger, slower
- Same rules apply:
 - L1 subset of L2

Cache Basics



- CPU real estate dedicated to cache
- Usually two levels:
 - L1: smallest, fastest
 - L2: larger, slower
- We'll assume one cache (same principles)

Cache Basics: Read from memory



- In parallel:
 - Issue read to memory
 - Check cache



Cache Basics: Read from memory



- In parallel:
 - Issue read to memory
 - Check cache
- Data in cache (hit):
 - Good, send to register
 - Cancel/ignore memory

Cache Basics: Read from memory



- In parallel:
 - Issue read to memory
 - Check cache
- Data in cache (hit):
 - Good, send to register
 - Cancel/ignore memory
- Data not in cache (miss):
 - Load cache from memory (might need to evict data)
 - 2. Send to register

Cache Basics: Write to memory



- Assume data already cached
 Otherwise, bring it in like read
- 1. Update cached copy.
- 2. Update memory?

When should we copy the written data from cache to memory? <u>Why?</u>

- A. Immediately update the data in memory when we update the cache.
- B. Update the data in memory when we evict the data from the cache.
- C. Update the data in memory if the data is needed elsewhere (e.g., another core).
- D. Update the data in memory at some other time. (When?)

When should we copy the written data from cache to memory? <u>Why?</u>

- A. Immediately update the data in memory when we update the cache. ("Write-through")
- B. Update the data in memory when we evict the data from the cache. ("Write-back")
- C. Update the data in memory if the data is needed elsewhere (e.g., another core).
- D. Update the data in memory at some other time. (When?)

Cache Basics: Write to memory

- Both options (write-through, write-back) viable
- write-though: write to memory immediately

 simpler, accesses memory more often (slower)
- write-back: only write to memory on eviction
 - complex (cache inconsistent with memory)
 - potentially reduces memory accesses (faster)

Cache Basics: Write to memory

- Both options (write-through, write-back) viable
- write-though: write to memory immediately

 simpler, accesses memory more often (slower)
- write-back: only write to memory on eviction
 - complex (cache inconsistent with memory)
 - potentially reduces memory accesses (faster)

Sells better. Servers/Desktops/Laptops

Bonus slides: Cache Coherence



 Keeping multiple cores' memory consistent

Bonus slides: Cache Coherence



- Keeping multiple cores' memory consistent
- If one core updates data
 - Copy data directly from one cache to the other.
 - Avoid (slower) memory
- Lots of HW complexity here. (beyond 31)

Up next:

- Cache details
- How cache is organized
 - finding data
 - storing data
- How cached subset is chosen (eviction)

Abstraction Goal

- Reality: There is no one type of memory to rule them all!
- Abstraction: hide the complex/undesirable details of reality.
- Illusion: We have the speed of SRAM, with the capacity of disk, at reasonable cost.

The Memory Hierarchy



Data Access Time over Years

Over time, gap widens between DRAM, disk, and CPU speeds.



Recall

- A cache is a smaller, faster memory, that holds a subset of a larger (slower) memory
- We take advantage of <u>locality</u> to keep data in cache as often as we can!
- When accessing memory, we check cache to see if it has the data we're looking for.

Why we miss...

- Compulsory (cold-start) miss:
 - First time we use data, load it into cache.
- Capacity miss:
 - Cache is too small to store all the data we're using.
- Conflict miss:
 - To bring in new data to the cache, we evicted other data that we're still using.

Cache Design

- Lot's of characteristics to consider:
 - Where should data be stored in the cache?





Cache Design

- Lot's of characteristics to consider:
 - Where should data be stored in the cache?
 - What size data chunks should we store? (block size)





Cache Design

- Lot's of characteristics to consider:
 - Where should data be stored in the cache?
 - What size data chunks should we store? (block size)
- Goals:
 - Maximize hit rate
 - Maximize (temporal & spatial) locality benefits
 - Reduce cost/complexity of design

Suppose the CPU asks for data, it's not in cache.We need to move in into cache from memory. Where in the cache should it be allowed to go?

- A. In exactly one place.
- B. In a few places.
- C. In most places, but not all.
- D. Anywhere in the cache.



A larger *block size* (caching memory in larger chunks) is likely to exhibit...

- A. Better temporal locality
- B. Better spatial locality
- C. Fewer misses (better hit rate)
- D. More misses (worse hit rate)
- E. More than one of the above. (Which?)

Block Size Implications

- Small blocks
 - Room for more blocks
 - Fewer conflict misses

- Large blocks
 - Fewer trips to memory
 - Longer transfer time
 - Fewer cold-start misses





Trade-offs

- There is no single best design for all purposes!
- Common systems question: which point in the design space should we choose?
- Given a particular scenario:
 - Analyze needs
 - Choose design that fits the bill

Real CPUs

- Goals: general purpose processing
 - balance needs of many use cases
 - middle of the road: jack of all trades, master of none
- Some associativity, medium size blocks:
 - 8-way associative (memory in one of eight places)
 - 16 or 32 or 64-byte blocks

What should we use to determine whether or not data is in the cache?

- A. The memory address of the data.
- B. The value of the data.
- C. The size of the data.
- D. Some other aspect of the data.

What should we use to determine whether or not data is in the cache?

- A. The memory address of the data.
 - Memory address is how we identify the data.
- B. The value of the data.
 - If we knew this, we wouldn't be looking for it!
- C. The size of the data.
- D. Some other aspect of the data.

Recall: Memory Reads

CPU places address A on the memory bus. Load operation: movl (A), %eax



Recall: Memory Reads

Memory retrieves value and sends it across bus.

CPU reads value from the bus, and copies it into register %eax, a copy also goes into the on-chip cache memory.



Memory Address Tells Us...

- Is the block containing the byte(s) you want already in the cache?
- If not, where should we put that block?
 Do we need to kick out ("evict") another block?
- Which byte(s) within the block do you want?

Memory Addresses

- Like everything else: series of bits (32 or 64)
- Keep in mind:
 - N bits gives us 2^{N} unique values.
- 32-bit address:
 - $\ 101100010111001011010001010110$

Divide into regions, each with distinct meaning.

- A. In exactly one place. ("Direct-mapped")
 - Every location in memory is directly mapped to one place in the cache. Easy to find data.
- B. In a few places. ("Set associative")
 - A memory location can be mapped to (2, 4, 8) locations in the cache. Middle ground.

C. In most places, but not all.

- D. Anywhere in the cache. ("Fully associative")
 - No restrictions on where memory can be placed in the cache. Fewer conflict misses, more searching.

Direct-Mapped

- One place data can be.
- Example: let's assume some parameters:
 - 1024 cache locations (every block mapped to one)
 - Block size of 8 bytes

Direct-Mapped

		Ľ		
Line	V	D	Тад	Data (8 Bytes)
0				
1				
2				
3				
4				
1020				
1021				
1022				
1023				

Metadata

Cache Metadata

- Valid bit: is the entry valid?
 - If set: data is correct, use it if we 'hit' in cache
 - If <u>not</u> set: ignore 'hits', the data is garbage
- Dirty bit: has the data been written?
 - Used by write-back caches
 - If set, need to update memory before eviction
- Address division:
 - Identify byte in block
 - How many bits?

- Identify which row (line)
 - How many bits?

Line	V	D	Tag	Data (8 Bytes)
0				
1				
2				
3				
4				
1020				
1021				
1022				
1023				

- Address division:
 - Identify byte in block
 - How many bits? <u>3</u>

- Identify which row (line)
 - How many bits? 10

Line	V	D	Tag	Data (8 Bytes)
0				
1				
2				
3				
4				
1020				
1021				
1022				
1023				



• Address division:

Tag (19 bits)	Index (10 bits)	Byte offset (3 bits)
	4	

Index:

Which line (row) should we check? Where could data be?

Line	V	D	Tag	Data (8 Bytes)
0				
1				
2				
3				
4				
1020				
1021				
1022				
1023				

• Address division:

Tag (19 bits)	Index (10 bits)	Byte offset (3 bits)
4217	4	

In parallel, check:

Tag:

Does the cache hold the data we're looking for, or some other block?

Valid bit:

If entry is not valid, don't trust garbage in that line (row).

Line	V	D	Tag	Data (8 Bytes)
0				
1				
2				
3				
4	1		4217	
1020				
1021				
1022				
1023				

If tag doesn't match, or line is invalid, it's a miss!

• Address division:

Tag (19 bits)	Index (10 bits)		Byte offset (3 bits)
4217	4		

Byte offset tells us which subset of block to retrieve.

Line	V	D	Tag	Data (8 Bytes)		
0						
1						
2						
3						
4	1		4217			
1020						
1021						
1022						
1023						
	0 1 2 3 4 5 6 7					

• Address division:

Tag (19 bits)	Index (10 bits)		Byte offset (3 bits)
4217	4		2

Byte offset tells us which subset of block to retrieve.

Line	V	D	Tag	Data (8 Bytes)		
0						
1						
2						
3						
4	1		4217			
1020						
1021						
1022						
1023						
	0 1 2 3 4 5 6 7					



- Suppose our addresses are 16 bits long.
- Our cache has 16 entries, block size of 16 bytes
 - 4 bits in address for the index
 - 4 bits in address for byte offset
 - Remaining bits (8): tag

- Let's say we access memory at address:
 – 0110101100110100
- Step 1:
 - Partition address into tag, index, offset

Line	V	D	Тад	Data (16 Bytes)
0				
1				
2				
3				
4				
5				
15				

- Let's say we access memory at address:
 – 01101011 0011 0100
- Step 1:
 - Partition address into tag, index, offset

Line	V	D	Тад	Data (16 Bytes)
0				
1				
2				
3				
4				
5				
15				

 Let's say we access memory at address:
 – 01101011 0011 0100

- Step 2:
 - Use index to find line (row)
 - 0011 -> 3

Line	V	D	Тад	Data (16 Bytes)
0				
1				
2				
3				
4				
5				
15				



 Let's say we access memory at address:
 – 01101011 <u>0011</u> 0100

- Note:
 - ANY address with 0011
 (3) as the middle four
 index bits will map to this
 cache line.
 - e.g. 11111111 <u>0011</u> 0000





Eviction

- If we don't find what we're looking for (miss), we need to bring in the data from memory.
- Make room by kicking something out.
 If line to be evicted is dirty, write it to memory first.
- Another important systems distinction:
 - Mechanism: An ability or feature of the system.
 What you <u>can</u> do.
 - Policy: Governs the decisions making for using the mechanism. What you <u>should</u> do.

Eviction

- For direct-mapped cache:
 - Mechanism: overwrite bits in cache line, updating
 - Valid bit
 - Tag
 - Data
 - Policy: not many options for direct-mapped
 - Overwrite at the only location it could be!

Eviction: Direct-Mapped

 Address division: 			Line	V	D	Тад	Data (8 Bytes)	
Address division.				0				
Tag (19 bits)	Index (10 bits)	Byte offset (3 bits)	1				
3941	1020			2				
				3				
				4				
Find line:					1	0	1323	57883
			1021					
Tag doesn't match, bring in from m		n from memory.	1022					
lf dirty, wri	ite back	first!		1023				

Eviction: Direct-Mapped

• Address division:

Tag (19	bits)	Index (10 bits)		Byte offset	(3 bits)	
3942	1	1020				
1. Send address to read main memory.						
		Main M	1emc	ory		

Line	V	D	Тад	Data (8 Bytes)
0				
1				
2				
3				
4				
1020	1	0	1323	57883
1021				
1022				
1023				

Eviction: Direct-Mapped

• Address division: Byte offset (3 bits) Tag (19 bits) Index (10 bits) 3941 1020 1. Send address to read main memory. Main Memory

Line	V	D	Tag	Data (8 Bytes)
0				
1				
2				
3				
4				
1020	1	0	3941	92
1021				1
1022				
1023				

Copy data from memory.
 Update tag.

Suppose we had 8-bit addresses, a cache with 8 lines, and a block size of 4 bytes.

- How many bits would we use for:
 - Tag?
 - Index?
 - Offset?

Read 01000100 (Value: 5) Read 11100010 (Value: 17) Write 01110000 (Value: 7) Read 10101010 (Value: 12) Write 01101100 (Value: 2)

Memory address

Line	V	D	Тад	Data (4 Bytes)
0	1	0	111	17
1	1	0	011	9
2	0	0	101	15
3	1	1	001	8
4	1	0	011	4
5	0	0	111	6
6	0	0	101	32
7	1	0	110	3



Line	V	D	Тад	Data (4 Bytes)
0	1	0	111	17
1	1	0	011 010	9 5
2	0	0	101	15
3	1	1	001	8
4	1	0	011	4
5	0	0	111	6
6	0	0	101	32
7	1	0	110	3

L

Memory address Read 01000100 (Value: 5) Read 11100010 (Value: 17) Write 01110000 (Value: 7) Read 10101010 (Value: 12) Write 01101100 (Value: 2)

No change	necessary.
-----------	------------

.ine	V	D	Тад	Data (4 Bytes)
0	1	0	111	17
1	1	0	011 010	9 5
2	0	0	101	15
3	1	1	001	8
4	1	0	011	4
5	0	0	111	6
6	0	0	101	32
7	1	0	110	3

Memory address Read 01000100 (Value: 5) Read 11100010 (Value: 17) Write 01110000 (Value: 7) Read 10101010 (Value: 12) Write 01101100 (Value: 2)

Line	V	D	Тад	Data (4 Bytes)
0	1	0	111	17
1	1	0	011 010	9 5
2	0	0	101	15
3	1	1	001	8
4	1	Օ 1	011	4 7
5	0	0	111	6
6	0	0	101	32
7	1	0	110	3

L

Read 01000100 (Value: 5) Read 11100010 (Value: 17) Write 01110000 (Value: 7) <u>Read 10101010 (Value: 12)</u> Write 01101100 (Value: 2)

Memory address

Note: tag happened to match, but line was invalid.

ine	V	D	Тад	Data (4 Bytes)
0	1	0	111	17
1	1	0	011 010	9 5
2	Օ 1	0	101 101	15 12
3	1	1	001	8
4	1	Յ 1	011	4 7
5	0	0	111	6
6	0	0	101	32
7	1	0	110	3

Read 01000100 (Value: 5) Read 11100010 (Value: 17) Write 01110000 (Value: 7) Read 10101010 (Value: 12) <u>Write 01101100 (Value: 2)</u>

Memory address

- 1. Write dirty line to memory.
- Load new value, set it to 2, mark it dirty (write).

line	V	D	Тад	Data (4 Bytes)
0	1	0	111	17
1	1	0	011 010	9 5
2	Օ 1	0	101 101	15 12
3	1	1 1	001 011	8 2
4	1	Օ 1	011	4 7
5	0	0	111	6
6	0	0	101	32
7	1	0	110	3

Associativity

- Problem: suppose we're only using a small amount of data (e.g., 8 bytes, 4-byte block size)
- Bad luck: (both) blocks map to same cache line
 - Constantly evicting one another
 - Rest of cache is going unused!
- Associativity: allow a set blocks to be stored at the same index. Goal: reduce conflict misses.

Comparison

Direct-mapped

- Tag tells you if you found the correct data.
- Offset specifies which byte within block.
- Middle bits (index) tell you which <u>1</u> line to check.
- (+) Low complexity, fast.
- (-) Conflict misses.

N-way set associative

- Tag tells you if you found the correct data.
- Offset specifies which byte within block.
- Middle bits (set) tell you which <u>N</u> lines to check.
- (+) Fewer conflict misses.
- (-) More complex, slower, consumes more power.

Comparison: 1024 Lines

(For the same cache size, in bytes.)

Direct-mapped

• 1024 indices (10 bits)

2-way set associative

- 512 sets (9 bits)
 - Tag slightly (1 bit) larger.



2-Way Set Associative

Tag (20 bits)	Set (9 bits)		Byte offset (3 bits)		Same capacity as previous example: 1024 rows with 1 entry vs. 512 rows with 2 entries					
3941	4									
ſ					_					
	Set #	V	D	Тад	Data (8 Bytes)	V	D	Тад	Data (8 Bytes)	
	0									
	1									
	2									
	3									
L	→ 4	1	1	4063		1	0	3941		
	•••									
	508									
	509									
	510									
	511									

2-Way Set Associative



2-Way Set Associative



4-Way Set Associative Cache



Eviction

Mechanism is the same...

- Overwrite bits in cache line: update tag, valid, data

- Policy: choose which line in the set to evict
 - Pick a random line in set
 - Choose an invalid line first
 - Choose the least recently used block
 - Has exhibited the least locality, kick it out!

Common combo in practice.

Least Recently Used (LRU)

- Intuition: if it hasn't been used in a while, we have no reason to believe it will be used soon.
- Need extra state to keep track of LRU info.

Set #	LRU	V	D	Tag	Data (8 Bytes)	V	D	Tag	Data (8 Bytes)
0	0								
1	1								
2	1								
3	0								
4	1	1	1	4063		1	0	3941	

Least Recently Used (LRU)

- Intuition: if it hasn't been used in a while, we have no reason to believe it will be used soon.
- Need extra state to keep track of LRU info.
- For perfect LRU info:
 - 2-way: 1 bit
 - 4-way: 8 bits
 - N-way: N * \log_2 N bits

Another reason why associativity often maxes out at 8 or 16.

These are metadata bits, not "useful" program data storage.

(Approximations make it not quite as bad.)

Read 01000100 (Value: 5) Read 11100010 (Value: 17) Write 01100100 (Value: 7) Read 01000110 (Value: 5) Write 01100000 (Value: 2)

LRU of 0 means the left line in the set was least recently used. 1 means the right line was used least recently.

Set #	LRU	V	D	Тад	Data (4 Bytes)	V	D	Тад	Data (4 Bytes)
0	1	0	0	111	4	1	0	001	17
1	0	1	1	111	9	1	0	010	5
2									
3									
4									
5									
6									
7									

Cache Conscious Programming

 Knowing about caching and designing code around it can significantly effect performance

(ex) 2D array accesses



Is one faster than the other?

Cache Conscious Programming

 Knowing about caching and designing code around it can significantly effect performance

(ex) 2D array accesses



Is one faster than the other?

C. Both would exhibit roughly equal performance.

Cache Conscious Programming

The first nested loop is more efficient if the cache block size is larger than a single array bucket (for arrays of basic C types, it will be).



Program Efficiency and Memory

- Be aware of how your program accesses data
 - Sequentially, in strides of size X, randomly, ...
 - How data is laid out in memory
- Will allow you to structure your code to run much more efficiently based on how it accesses its data
- Don't go nuts...
 - Optimize the most important parts, ignore the rest
 - "Premature optimization is the root of all evil." Knuth

Amdahl's Law

<u>Idea</u>: an optimization can improve total runtime at most by the fraction it contributes to total runtime

If program takes 100 secs to run, and you optimize a portion of the code that accounts for 2% of the runtime, the best your optimization can do is improve the runtime by 2 secs.

Amdahl's Law tells us to focus our optimization efforts on the code that matters:

Speed-up what is accounting for the largest portion of runtime to get the largest benefit. And, don't waste time on the small stuff.

Up Next:

- Operating systems, Processes
- Virtual Memory