CS 31: Introduction to Computer Systems

07-08: ISAs and Assembly February 11, 13, 18



Reading Quiz

Last class

• Digital Circuits and building a CPU

Digital Circuits - Building a CPU

Three main classifications of HW circuits:

- ALU: implement arithmetic & logic functionality (ex) adder to add two values together
- 2. Storage: to store binary values(ex) Register File: set of CPU registers
- Control: support/coordinate instruction execution (ex) fetch the next instruction to execute



Today

- How to directly interact with hardware
- Instruction set architecture (ISA)
 - Interface between programmer and CPU
 - Established instruction format (assembly lang)
- Assembly programming (IA-32 or x86)

Abstraction



Abstraction



Hardware: Control, Storage, ALU circuitry



How a computer runs a program:



- We know: How HW Executes Instructions:
- This Week: Instructions and ISA
 - Program Encoding: C code to assembly code
 - Learn IA32 Assembly programming

Compilation Steps (.c to a.out)



Compilation Steps (.c to a.out)



You can see the results of intermediate compilation steps using different gcc flags

executable binary **Executable code (**a.out**)**

Compilation Steps (.c to a.out)



Machine Code

Binary (O's and 1's) Encoding of ISA Instructions

- some bits: encode the instruction (opcode bits)
- others encode operand(s)

(ex) 01001010 opcode operands 01 001 010 ADD %r1 %r2

 different bits fed through different CPU circuitry:



Assembly Code



What is "assembly"?

push %ebp

mov %esp, %ebp

sub \$16, %esp

movl \$10, -8(%ebp)

movl \$20, -4(%ebp)

movl -4(%ebp), \$eax
addl \$eax, -8(%ebp)
movl -8(%ebp), %eax

leave

Assembly is the "human readable" form of the instructions a machine can understand.

objdump -d a.out

Object / Executable / Machine Code

Assembly

push	%ebp	
mov	%esp, %ebp	
sub	\$16, %esp	
movl	\$10, -8(%ebp)	
movl	\$20, -4(%ebp)	
movl	-4(%ebp), \$eax	
addl	\$eax, -8(%ebp)	
movl	-8(%ebp), %eax	
leave		

Machine Code (Hexadecimal)

- 55
- 89 E5
- 83 EC 10
- C7 45 F8 0A 00 00 00
- C7 45 FC 14 00 00 00
- 8B 45 FC 01 45 F8
- B8 45 F8
- С9

Almost a 1-to-1 mapping to Machine Code Hides some details like num bytes in instructions

Object / Executable / Machine Code

Assembly

push	%ebp	
mov	%esp, %ebp	
sub	\$16, %esp	
movl	\$10, -8(%ebp)	
movl	\$20, -4(%ebp)	
movl	-4(%ebp), \$eax	
addl	\$eax, -8(%ebp)	
movl	-8(%ebp), %eax	
leave		

int main() { int a = 10;int b = 20;a = a + b;return a; }



Instruction Set Architecture (ISA)

Interface between lowest software level and the hardware.



Instruction Set Architecture (ISA)

- ISA is Interface between CPU and Compiler:
 - Compiler translates program source code to machine code of a target ISA
 - (e.g.) C program → gcc → ISA machine code (0's and 1's)

ISA and Compiler

- ISA is Interface between CPU and Compiler:
 - Compiler translates program source code to machine code of a target ISA
 - (e.g.) C program \rightarrow gcc \rightarrow ISA machine code (0's and 1's)



If you had to build an instruction set architecture for your ALU what should you be able to express?



Instruction Set Architecture (ISA)

- Interface between lowest software level and the hardware.
- Defines specification of the language for controlling CPU state:
 - Provides a set of instructions
 - Makes CPU registers available
 - Allows access to main memory
 - Exports control flow (change what executes next)

How many of these ISAs have you used? (Don't worry if you're not sure. Try to guess based on the types of CPUs/devices you interact with.)

- Intel IA-32 (80x86)
- ARM
- MIPS
- PowerPC
- IBM Cell
- Motorola 68k
 - A. 0
 - B. 1-2
 - C. 3-4

- AMD-64 (x86-64)
- VAX
- SPARC
- Alpha
- IBM 360

D. 5-6 E. 7+

Instruction Set Architecture (ISA)

Interface between lowest software level and the hardware.



Instruction Set Architecture (ISA)

 The agreed-upon interface between all software that runs on the machine and the hardware that executes it.



ISA Characteristics

High-level language

Hardware Implementation

- Above ISA: High-level language (C, Python, ...)
 - Hides ISA from users
 - Allows a program to run on any machine (after translation by human and/or compiler)



ISA

Instruction Translation

```
sum.c (High-level C)
```

```
int sum(int x, int y)
```

```
int res;
```

```
res = x+y;
```

```
return res;
```

```
}
```

ł

sum.s (Assembly)

sum:	
pushl	%ebp
movl	%esp,%ebp
subl	\$24, %esp
movl	12(%ebp),%eax
addl	8(%ebp),%eax
movl	%eax, -12(%ebp)
leave	
ret	

sum.s from sum.c:
 gcc -m32 -S sum.c

Instructions to set up the stack frame and get argument values

An add instruction to compute sum

Instructions to return from function

ISA Design Questions

```
sum.c (High-level C)
```

```
int sum(int x, int y)
{
    int res;
    res = x+y;
    return res;
}
```

sum.s (Assembly)

sum:	
pushl	%ebp
movl	%esp,%ebp
subl	\$24, %esp
movl	12(%ebp),%eax
addl	8(%ebp),%eax
movl	%eax, -12(%ebp)
leave	
ret	

sum.s from sum.c: gcc -m32 -S sum.c

What should these instructions do?

What is/isn't allowed by hardware?

How complex should they be?

Example: supporting multiplication.

C statement: $A = A^*B$

Simple instructions: Po

Powerful instructions:

LOAD A, eax MULT B, A

LOAD B, ebx

PROD eax, ebx

STORE ebx, A

Translation:

Load the values 'A' and 'B' from memory into registers, compute the product, store the result in memory where 'A' was. Which would you use if you were designing an ISA for your CPU? (Why?)

Simple instructions:

LOAD A, eax

LOAD B, ebx

PROD eax, ebx

STORE ebx, A

Powerful instructions:

MULT B, A

- A. Simple
- B. Powerful
- C. Something else

RISC versus CISC (Historically)

- Complex Instruction Set Computing (CISC)
 - Large, rich instruction set
 - More complicated instructions built into hardware
 - Multiple clock cycles per instruction
 - Easier for humans to reason about
- Reduced Instruction Set Computing (RISC)
 - Small, highly optimized set of instructions
 - Memory accesses are specific instructions
 - One instruction per clock cycle
 - Compiler: more work, more potential optimization

So . . . Which System "Won"?

- Most ISAs (after mid/late 1980's) are RISC
- The ubiquitous Intel x86 is CISC
 - Tablets and smartphones (ARM) taking over?
- x86 breaks down CISC assembly into multiple, RISC-like, machine language instructions
- Distinction between RISC and CISC is less clear
 - Some RISC instruction sets have more instructions than some CISC sets

ISA Examples

- Intel IA-32 (80x86): CISC
- ARM: RISC
- MIPS: RISC
- PowerPC: RISC
- IBM Cell: RISC
- Motorola 68k: CISC

- AMD-64 (x86-64) RISC/CISC
- VAX: CISC
- SPARC: RISC
- Alpha: RISC
- IBM 360: CISC

ISA Characteristics

High-level language

Hardware Implementation

- Above ISA: High-level language (C, Python, ...)
 - Hides ISA from users
 - Allows a program to run on any machine (after translation by human and/or compiler)
- Below ISA: Hardware implementing ISA can change (faster, smaller, ...)

- ISA is like a CPU "family"

ISA

Intel x86 Family (IA-32)

Intel i386 (1985)

- 12 MHz 40 MHz
- ~300,000 transistors
- Component size: 1.5 μm



Intel Core i9 9900k (2018)

- ~4,000 MHz
- ~7,000,000,000 transistors
- Component size: 14 nm



Everything in this family uses the same ISA (Same instructions)!
IA32 Assembly Code

Human Readable Form of Machine Code

- CS lab machines are 64 bit version of this ISA can also run the 32-bit version (IA32)
- 32-bit architecture: 32 bits for addresses
- Can address 2³² bytes of memory
- Can compile C to IA32 assembly on our system: gcc -m32 -S code.c # open code.s in vim to view

Instruction Set Architecture (ISA)

- ISA Defines :
 - 1. Set & Encoding of instructions: ADD, OR,
 - 2. Processor state (memory, register, flags values)
 - 3. State machine: transitions from 1 processor state to another as a result of instruction execution

Assembly Programmer's View of State



Registers:

PC: Program counter (%eip) Condition codes (%EFLAGS) General Purpose (%eax - %ebp) Memory:

- Byte addressable array
- Program code and data
- Execution stack

Processor State in Registers

- Information about currently executing program
 - Temporary data
 (%eax %edi)
 - Location of runtime stack (%ebp, %esp)
 - Location of current code control point (%eip, ...)
 - Status of recent tests %EFLAGS
 (CF, ZF, SF, OF)



General purpose Registers

Six are for instruction operands

Register

name

%eax

%ecx

%edx

%ebx

%esi

%edi

%esp

%ebp

%eip

%EFLAGS

Can store 4 byte data or address value

Two low-order 1 bytes <u>%al is the low-order 8 bits of %eax</u>

May see their use in ops involving shorts or chars

bits:	16	15	7
31		8	0
[⊗] eax	%ax	%ah	%al
[%] ecx	⁹ ℃X	%ch	%cl
%edx	%dx	%dh	%dl
%ebx	%bx	%bh	%bl
%esi	°si		
%edi	%di		
%esp	%sp		
%ebp	%bp		

Slide 50	
----------	--

General purpose Registers

Register name	Register value
%eax	3
%ecx	5
%edx	8
%ebx	
%esi	
%edi	
%esp	
%ebp	
%eip	
%EFLAGS	

- Six are for instruction operands
- Can store 4 byte data or address value

Takeaway: the instructions in IA32 assembly will refer to these register names when selecting ALU operands and locations to store results.

Types of IA32 Instructions

- Data movement
 - Move values between registers and memory
 - Example: movl
- Load: move data from memory to register
- Store: move data from register to memory

Data Movement

Move values between memory and registers or between two registers.



Types of IA32 Instructions

Data movement

Move values between registers and memory

- Arithmetic
 - Uses ALU to compute a value
 - Example: addl

Arithmetic

Use ALU to compute a value, store result in register / memory.



Types of IA32 Instructions

Data movement

Move values between registers and memory

- Arithmetic
 - Uses ALU to compute a value
- Control
 - Change PC based on ALU condition code state
 - Example: jmp

Control

Change PC based on ALU condition code state.



Types of IA32 Instructions

Data movement

Move values between registers and memory

• Arithmetic

Uses ALU to compute a value

Control

Change PC based on ALU condition code state

- Stack / Function call (We'll cover these in detail later)
 - Shortcut instructions for common operations

Addressing Modes

- Data movement and arithmetic instructions:
 - Must tell CPU where to find operands, store result
- You can refer to a register by using %:

– %eax

- addl %ecx, %eax
 - Add the contents of registers ecx and eax, store result in register eax.

Addressing Mode: Immediate

- Refers to a constant value, starts with \$
- movl \$10, %eax

– Put the constant value 10 in register eax.

- Accessing memory requires you to specify which address you want.
 - Put address in a register.
 - Access with () around register name.
- movl (%ecx), %eax
 - Use the address in register ecx to access memory, store result in register eax

- movl (%ecx), %eax
 - Use the address in register ecx to access memory, store result in register eax

CPU Registers

name	value
%eax	0
%ecx	0x1A68



- movl (%ecx), %eax
 - Use the address in register ecx to access memory, store result in register eax



- movl (%ecx), %eax
 - Use the address in register ecx to access memory, store result in register eax



Addressing Mode: Displacement

- Like memory mode, but with constant offset
 Offset is often negative, relative to %ebp
- movl -12(%ebp), %eax
 - Take the address in ebp, subtract twelve from it, index into memory and store the result in eax

Addressing Mode: Displacement

- movl -12(%ebp), %eax
 - Take the address in ebp, subtract twelve from it, index into memory and store the result in eax



Addressing Mode: Displacement

- movl -12(%ebp), %eax
 - Take the address in ebp, subtract three from it, index into memory and store the result in eax



Let's try a few examples...

What will memory look like after these instructions?

```
x is 2 at %ebp-8, y is 3 at %ebp-12, z is 2 at %ebp-16
```

- movl -16(%ebp),%eax
- sall \$3, %eax
- imull \$3, %eax
- movl -12(%ebp), %edx
- addl -8(%ebp), %edx
- addl %edx, %eax
- movl %eax, -8(%ebp)

		Mer	nory
Decie	+	address	value
Regis	sters	0x1260	2
name	value	0x1264	3
%eax	?	0x1268	2
%edx	?	0x126c	
% e bp	0x1270	 0x1270	

What will memory look like after these instructions? Slide 70

- x is 2 at \$ebp-8, y is 3 at \$ebp-12, z is 2 at \$ebp-16
- movl -16(%ebp),%eax
- sall \$3, %eax
- imull \$3, %eax
- movl -12(%ebp), %edx
- addl -8(%ebp), %edx
- addl %edx, %eax

	address	value
	0x1260	2
D:	0x1264	3
	0x1268	53
	0x126c	
	0x1270	

	address	value	
	0x1260	53	
A:	0x1264	S	
/ \.	0x1268	24	
	0x126c		
	0x1270		

	address	value
	0x1260	53
B:	0x1264	3
Б.	0x1268	2
	0x126c	
	0x1270	

	address	value
	0x1260	2
C:	0x1264	16
C.	0x1268	24
	0x126c	
	0x1270	

Solution

x is 2 at %ebp-8, y is 3 at %ebp-12, z is 2 at %ebp-16

- movl -16(%ebp), %eax
- sall \$3, %eax
- imull \$3, %eax
- movl -12(%ebp), %edx
- addl -8(%ebp), %edx
- addl %edx, %eax
- movl %eax, -8(%ebp)

Equivalent C code:

$$x = z * 24 + y + x;$$

name	value	0x1260	2
%eax		0x1264	3
%edx		0x1268	2
%ebp	0x1270 属	0x126c	
I		0x1270	

Solution

x is 2 at %ebp-8, y is 3 at %ebp-12, z is 2 at %ebp-16



Equivalent C code:

$$x = z * 24 + y + x;$$



What will the machine state be after executing these instructions?

movl %ebp, %ecx

subl \$16, %ecx

- movl (%ecx), %eax
- orl %eax, -8(%ebp)

negl %eax

movl %eax, 4(%ecx)

name	value
%eax	?
%ecx	?
%ebp	0x456C

	-
address	value
0x455C	7
0x4560	11
0x4564	5
0x4568	3
0x456C	

What will the machine state be after executing these instructions?

movl %ebp, %ecx # ecx = 0x456C
subl \$16, %ecx # ecx = 0x455C
movl (%ecx), %eax # eax = 7
orl %eax, -8(%ebp) #(0111 | 0101) = 0111 = 7
put this value in -8(%ebp)
negl %eax # -7
movl %eax, 4(%ecx) # change value at mem. address 0x4560 to -7

			ad	dress	value
	name	value	0x4	55C	7
	%eax	7	0x4	560	11 -7
	[⊗] ecx	0x456C	0x4	564	5 7
		0x455C	0x4	568	3
	%ebp	0x456C <u> </u>	→ 0x4	56C	

Slide 79

x is 2 at %ebp-8, y is 3 at %ebp-12, z is 2 at %ebp-16



C code: $z = x ^ y$

x is 2 at %ebp-8, y is 3 at %ebp-12, z is 2 at %ebp-16



A: movl -8(%ebp), %eax
movl -12(%ebp), %edx
xorl %eax, %edx
movl %eax, -16(%ebp)

```
B: movl -8(%ebp), %eax
movl -12(%ebp), %edx
xorl %edx, %eax
movl %eax, -16(%ebp)
```

C: movl -8(%ebp), %eax
movl -12(%ebp), %edx
xorl %eax, %edx
movl %eax, -8(%ebp)

movl -16(%ebp), %eax

D: movl -12(%ebp), %edx
 xorl %edx, %eax
 movl %eax, -8(%ebp)

x is 2 at %ebp-8, y is 3 at %ebp-12, z is 2 at %ebp-16



A: movl -8(%ebp), %eax
movl -12(%ebp), %edx
xorl %eax, %edx
movl %eax, -16(%ebp)

```
B: movl -8(%ebp), %eax
movl -12(%ebp), %edx
xorl %edx, %eax
movl %eax, -16(%ebp)
```

C: movl -8(%ebp), %eax
movl -12(%ebp), %edx
xorl %eax, %edx
movl %eax, -8(%ebp)

movl -16(%ebp), %eax

D: movl -12(%ebp), %edx xorl %edx, %eax movl %eax, -8(%ebp)

x is 2 at %ebp-8, y is 3 at %ebp-12, z is 2 at %ebp-16



$$x = y >> 3 | x * 8$$

83

Slide 83

name	value]	0x1260	Z
%eax			0x1264	У
%edx			0x1268	x
%ebp	0x1270		0x126c	
			0x1270	

$$(1) z = x ^ y$$

movl -8(%ebp), %eax # R[%eax] ← x
movl -12(%ebp), %edx # R[%edx] ← y
xorl %edx, %eax # R[%eax] ← x ^ y
movl %eax, -16(%ebp) # M[R[%ebp-16]] ← x^y

Slide 84

Recall Memory Operands

• displacement(%reg)

- e.g., addl %eax, -8(%ebp)

- IA32 allows a memory operand as the source or destination, but NOT BOTH
 - One of the operands must be a register
- This would <u>not</u> be allowed:
 - -addl -4(%ebp), -8(%ebp)
 - If you wanted this, movl one value into a register first

Control Flow

- Previous examples focused on:
 - data movement (movl)
 - arithmetic (addl, subl, orl, negl, sall, etc.)
- Up next: Jumping!

(Changing which instruction we execute next.)


Relevant XKCD



<u>xkcd #292</u>

Slide 88

Unconditional Jumping / Goto

- int main() {
 - int a = 10;
 - int b = 20;

- A label is a place you might jump to.
- Labels ignored except for goto/jumps.
 - (Skipped over if encountered)

- goto label1; a = a + b;
- label1:
 - return;

int x = 20; L1: int y = x + 30; L2: printf(``%d, %d\n", x, y);

Unconditional Jumping / Goto

push %ebp mov %esp, %ebp sub \$16, %esp movl \$10, -8(%ebp) movl \$20, -4(%ebp) jmp label1 movl -4(%ebp), \$eax addl \$eax, -8(%ebp) movl -8(%ebp), %eax label1: leave

Unconditional Jumping

Usage besides GOTO?

push %ebp mov %esp, %ebp sub \$16, %esp movl \$10, -8(%ebp) movl \$20, -4(%ebp) jmp label1 movl -4(%ebp), \$eax addl \$eax, -8(%ebp) movl -8(%ebp), %eax label1: leave

Unconditional Jumping

- Usage besides GOTO?
 - infinite loop
 - break;
 - continue;
 - functions (handled differently)
- Often, we only want to jump when *something* is true / false.
- Need some way to compare values, jump based on comparison results.

push%ebp mov %esp, %ebp sub \$16, %esp movl \$10, -8(%ebp) movl \$20, -4(%ebp) jmp label1 movl -4(%ebp), \$eax addl \$eax, -8(%ebp) movl -8(%ebp), %eax label1: leave

Condition Codes (or Flags)

- Set in two ways:
 - 1. As "side effects" produced by ALU
 - 2. In response to explicit comparison instructions
- IA-32, condition codes tell you:
 - If the result is zero (ZF)
 - If the result's first bit is set (negative if signed) (SF)
 - If the result overflowed (assuming unsigned) (CF)
 - If the result overflowed (assuming signed) (OF)

Processor State in Registers

- Information about currently executing program
 - Temporary data
 (%eax %edi)
 - Location of runtime stack (%ebp, %esp)
 - Location of current code control point (%eip, ...)
 - Status of recent tests %EFLAGS
 (CF, ZF, SF, OF)



Slide 93

Instructions that set condition codes

- 1. Arithmetic/logic side effects (addl, subl, orl, etc.)
- 2. CMP and TEST:

cmpl b, **a** like computing **a**-**b** without storing result

• Sets OF if overflow, Sets CF if carry-out, Sets ZF if result zero, Sets SF if results is negative

test1 b, a like computing a&b without storing result

Sets ZF if result zero, sets SF if a&b < 0
 OF and CF flags are zero (there is no overflow with &)

Which flags would this subl set?

• Suppose %eax holds 5, %ecx holds 7

subl \$5, %eax

If the result is zero (ZF)

If the result's first bit is set (negative if signed) (SF) If the result overflowed (assuming unsigned) (CF) If the result overflowed (assuming signed) (OF)

Which flags would this subl set?

• Suppose %eax holds 5, %ecx holds 7

subl \$5, %eax

If the result is zero (ZF)

If the result's first bit is set (negative if signed) (SF) If the result overflowed (assuming unsigned) (CF) If the result overflowed (assuming signed) (OF)

Which flags would this cmpl set?

• Suppose %eax holds 5, %ecx holds 7

cmpl %ecx, %eax

If the result is zero (ZF)

If the result's first bit is set (negative if signed) (SF) If the result overflowed (assuming unsigned) (CF) If the result overflowed (assuming signed) (OF)

Which flags would this cmpl set?

• Suppose %eax holds 5, %ecx holds 7

cmpl %ecx, %eax

If the result is zero (ZF)

If the result's first bit is set (negative if signed) (SF) If the result overflowed (assuming unsigned) (CF) If the result overflowed (assuming signed) (OF)

Conditional Jumping

• Jump based on which condition codes are set

Jump Instructions: (fig. 3.12)

You do not need to memorize these.

	Condition	Description
jmp	1	Unconditional
je	ZF	Equal / Zero
jne	~ZF	Not Equal / Not Zero
js	SF	Negative
jns	~SF	Nonnegative
jg	~(SF^OF) &~ZF	Greater (Signed)
jge	~(SF^OF)	Greater or Equal (Signed)
jl	(SF [^] OF)	Less (Signed)
jle	(SF [^] OF) ZF	Less or Equal (Signed)
ja	~CF&~ZF	Above (unsigned jg)
jb	CF	Below (unsigned)

Example Scenario

int userval; scanf("%d", &userval);

- if (userval == 42) {
 userval += 5;
- } else {

}

• • •

```
userval -= 10;
```

- Suppose user gives us a value via scanf
- We want to check to see if it equals 42
 - If so, add 5
 - If not, subtract 10

How would we use jumps/CCs for this?

int userval;
scanf("%d", &userval);

Assume userval is stored in %eax at this point.

if (userval == 42) {

userval += 5;

} else {

```
userval -= 10;
```

How would we use jumps/CCs for this?

int userval;	Assume userval is stored in %eax at this point.
<pre>scanf(``%d", &userval);</pre>	(C) cmpl \$42, %eax
	jne L2
if (userval == 42) {	L1:
userval += 5;	addl \$5, %eax jmp DONE
} else {	L2:
userval -= 10;	subl \$10, %eax DONE:
}	
•••	
(A) cmpl \$42, %eax	(B) cmpl \$42, %eax
je L2	jne L2
L1:	L1:
subl \$10, %eax	subl \$10, %eax
jmp DONE	jmp DONE
L2:	L2:
addl \$5, %eax	addl \$5, %eax
DONE:	DONE:

•••

•••

How would we use jumps/CCs for this?

int userval;	Assume userval is stored in %eax at this point.
<pre>scanf("%d", &userval);</pre>	(C) cmpl \$42, %eax
	jne L2
if (userval == 42) {	L1:
userval += 5;	addl \$5, %eax
} else {	jmp DONE L2:
userval -= 10;	subl \$10, %eax
}	DONE :
•••	•••
(A) cmpl \$42, %eax	
je L2	jne L2
L1:	L1:
subl \$10, %eax	subl \$10, %eax
jmp DONE	jmp DONE
L2:	L2:
addl \$5, %eax	addl \$5, %eax
DONE :	DONE :
-	

•••

•••

Using Jump Instructions

- jmp label #unconditionaljump (ex. jmp .L2)
- jge label # conditional jump (ex. if >=) (je, jne, js, jg, ...)

(A label is a place you <u>might</u> jump to. Labels ignored except for goto/jumps)

Try out this code: what does it do?

<u> </u>	0					
ŞΟ,	%eax					0-00
\$4 ,	%ebx					[%] ea∶
\$0 ,	%edx					%ed
.L2						0 1
						%eb
\$1 ,	eax					
%eaz	x, %edx					
%eaz	x, %ebx	#	R[%ebx]	— F	₹[%e	ax]
.L1						
	\$4, \$0, .L2 \$1, %ea:	\$1, %eax %eax, %edx %eax, %ebx	<pre>\$4, %ebx \$0, %edx .L2 \$1, %eax %eax, %edx %eax, %ebx #</pre>	<pre>\$4, %ebx \$0, %edx .L2 \$1, %eax %eax, %edx %eax, %ebx # R[%ebx]</pre>	<pre>\$4, %ebx \$0, %edx .L2 \$1, %eax %eax, %edx %eax, %ebx # R[%ebx] - F</pre>	<pre>\$4, %ebx \$0, %edx .L2 \$1, %eax %eax, %edx %eax, %ebx # R[%ebx] - R[%eax</pre>

CPU Registers				
[⊗] eax				
%edx				
%ebx				

C Loops to IA32

<pre>do { loop body } while (cond);</pre>	<u>C goto translations:</u> loop: loop body if(cond) goto loop
<pre>while: while(cond) { loop body }</pre>	<pre>if(!cond) goto done loop: loop body if(cond) goto loop done:</pre>
<pre>for: for(init; cond; step){ loop body }</pre>	<pre>init code if(!cond) goto done loop: loop body step if(cond) goto loop done:</pre>

Loops

• We'll look at these in the lab!

Summary

- ISA defines what programmer can do on hardware
 - Which instructions are available
 - How to access state (registers, memory, etc.)
 - This is the architecture's *assembly language*
- In this course, we'll be using IA-32
 - Instructions for:
 - moving data (movl)
 - arithmetic (addl, subl, imull, orl, sall, etc.)
 - control (jmp, je, jne, etc.)
 - Condition codes for making control decisions
 - If the result is zero (ZF)
 - If the result's first bit is set (negative if signed) (SF)
 - If the result overflowed (assuming unsigned) (CF)
 - If the result overflowed (assuming signed) (OF)