# CS 31: Intro to Systems C Programming L05-L06: Digital Logic 

Vasanta Chaganti \& Kevin Webb<br>Swarthmore College<br>September 19-21, 2023

Announcements

- Clickers will count for credit from this week


## Reading Quiz

- Note the red border!
- 1 minute per question
- No talking, no laptops, phones during the quiz


## Agenda

- Hardware basics
- Machine memory models
- Digital signals
- Logic gates


## Today

- Hardware basics
- Machine memory models
- Digital signals
- Logic gates
- Manipulating/Representing values in hardware
- Adders
- Storage \& memory (latches)


## Hardware Models (1940's)

- Harvard Architecture:

- Von Neumann Architecture:



## Von Neumann

John von Neumann
"The father of modern machines"

Stored Program Concept


## Von Neumann Architecture Model

- Computer is a generic computing machine:
- Based on Alan Turing's Universal Turing Machine
- Stored program model: computer stores program rather than encoding it (feed in data and instructions)
- No distinction between data and instructions memory
- 5 parts connected by buses (wires):
- Memory, Control, Processing, Input, Output



## The CPU

1. Processing Unit: Execute instructions to produce a result - ALU (arithmetic logic unit): set of circuits for arithmetic (ADD, SUB, etc.)

- Registers: temporary storage for instructions (scratch space)

2. Control Unit: Keep track of which instruction to execute next and what that instruction says to do.


## Memory

3. Data and instruction storage in "main memory" (RAM)

- Each byte in memory has a unique address



## Memory

4. Input: Data coming into the CPU from outside sources

- keyboard, mouse, network, hard drive

5. Output: Data leaving the CPU to the outside world - video display, audio, network, hard drive, printer


## Goal: Build a CPU (model)

Three main classifications of hardware circuits:


1. ALU: implement arithmetic \& logic functionality

- Example: adder circuit to add two values together

2. Storage: to store binary values

- Example: set of CPU registers ("register file") to store temporary values

3. Control: support/coordinate instruction execution

- Example: circuitry to fetch the next instruction from memory and decode it


## Abstraction



## Abstraction



## Logic Gates

Input: Boolean value(s) (high and low voltages for 1 and 0)
Output: Boolean value result of Boolean function
Always present, but may change when input changes




| $A$ | $B$ | $A \& B$ | $A \mid B$ | $\sim A$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 0 |

## More Logic Gates

| A | B | A NAND B | A NOR B |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |

## Combinational Logic Circuits

- Build up higher level processor functionality from basic gates

- Outputs are boolean functions of inputs
- Outputs continuously respond to changes to inputs


## What does this circuit output?

AND

Clicker Choices

| $\mathbf{X}$ | $\mathbf{Y}$ | Out $_{A}$ | Out $_{B}$ | Out $_{C}$ | Out $_{\mathrm{D}}$ | Out $_{\mathbf{E}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 1 | 1 | 0 |

## What does this circuit output?



## Building more interesting circuits...

- Build-up XOR from basic gates (AND, OR, NOT)

| $A$ | $B$ | $A{ }^{\wedge} B$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

- Q : When is $\mathrm{A}^{\wedge} \mathrm{B}==1$ ?


## Which of these is an XOR circuit?




## General strategy:

1. Determine truth table (given inputs)
2. Find rows with output $=1$

- express these in terms of input values $A, B$ combined with AND, NOT
- then, combine each row expression with OR

| $A$ | $B$ | $A^{\wedge} B$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

3. Translate expression to a circuit

Which of these is an XOR circuit?


Draw an XOR circuit using AND, OR, and NOT gates.

I'll show you the clicker options after you've had some time.

| $A$ | $B$ | $A^{\wedge} B$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

## Which of these is an XOR circuit?



E: None of these are XOR.

## Which of these is an XOR circuit?



E: None of these are XOR.

## XOR Circuit: Abstraction

$$
A^{\wedge} B=(\sim A \& B) \quad \mid \quad(A \& \sim B)
$$



## Recall Goal: Build a CPU (model)

Three main classifications of hardware circuits:

1. ALU: implement arithmetic \& logic functionality

- Example: adder circuit to add two values together


2. Storage: to store binary values

- Example: set of CPU registers ("register file") to store temporary values

3. Control: support/coordinate instruction execution

- Example: circuitry to fetch the next instruction from memory and decode it


## Recall Goal: Build a CPU (model)

Three main classifications of hardware circuits:

1. ALU: implement arithmetic \& logic functionality

- Example: adder circuit to add two values together


Start with ALU components (e.g., adder circuit, bitwise operator circuits)
Combine component circuits into ALU!

## Arithmetic Circuits

- 1 bit adder: $\mathrm{A}+\mathrm{B}$
- Two outputs:

| $A$ | $B$ | $\operatorname{Sum}(A+B)$ | $C_{\text {out }}$ |
| :--- | :--- | :--- | :--- |
| 0 | 0 |  |  |

2. Other one: ??

01
10
11

## Arithmetic Circuits

- 1 bit adder: $\mathrm{A}+\mathrm{B}$
- Two outputs:

| $A$ | $B$ | Sum $(A+B)$ | $C_{\text {out }}$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |

2. Other one: ??

011
101
0

100
1

## Which of these circuits is a one-bit adder?

| $A$ | $B$ | Sum $(A+B)$ | $C_{\text {out }}$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| $A$ | $B$ | Sum (A + B) | $C_{\text {out }}$ |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |



Which of these circuits is a one-bit adder?

| $A$ | $B$ | Sum $(A+B)$ | $C_{\text {out }}$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| $A$ | $B$ | Sum $(A+B)$ | $C_{\text {out }}$ |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |



## More than one bit?

- When adding, sometimes have carry in too

$$
\begin{array}{r}
0011010 \\
+\quad 0001111 \\
\hline
\end{array}
$$

## More than one bit?

- When adding, sometimes have carry in too

```
        1 1 1 1
        0011010
+ 0001111
```


## Write Boolean expressions for Sum $=1$ and $C_{\text {out }}=1$

When is Sum 1?

| $A$ | $B$ | $C_{\text {in }}$ | Sum | $C_{\text {out }}$ |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

When is $\mathrm{C}_{\text {out }}$ ?

Write Boolean expressions for Sum = 1

| A | B | $\mathrm{C}_{\text {in }}$ | Sum | $C_{\text {out }}$ |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

When is Sum 1 ?
$\sim C_{i n} \& \quad\left(A^{\wedge} B\right)$

## Write Boolean expressions for Sum = 1

| A | B | $\mathrm{C}_{\text {in }}$ | Sum | $\mathrm{C}_{\text {out }}$ |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

When is Sum 1 ?

$$
\begin{aligned}
& \sim C_{i n} \&\left(A^{\wedge} B\right) \\
& C_{i n} \& \sim\left(A^{\wedge} B\right) \\
&=\left(C_{i n} \wedge\right.\left.\left(A^{\wedge} B\right)\right)
\end{aligned}
$$

## Write Boolean expressions for Sum $=1$ and $C_{\text {out }}=1$

| A | B | $\mathrm{C}_{\text {in }}$ | Sum | $C_{\text {out }}$ |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

When is Sum 1?
$\sim C_{i n} \&\left(A^{\wedge} B\right) \mid C_{i n} \& \sim\left(A^{\wedge} B\right)==\left(C_{i n} \wedge\left(A^{\wedge} B\right)\right)$
When is $\mathrm{C}_{\text {out }}$ 1?

## Write Boolean expressions for Sum $=1$ and $C_{\text {out }}=1$

| A | B | $\mathrm{C}_{\text {in }}$ | Sum | $C_{\text {out }}$ |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

When is Sum 1?
$\sim C_{i n} \&\left(A^{\wedge} B\right) \mid C_{i n} \& \sim\left(A^{\wedge} B\right)==\left(C_{i n} \wedge\left(A^{\wedge} B\right)\right)$
When is $C_{\text {out }}$ 1?
$(A \& B) \quad\left(\left(A^{\wedge} B\right) \& C_{i n}\right)$

## Write Boolean expressions for Sum $=1$ and $C_{\text {out }}=1$

| $A$ | $B$ | $C_{\text {in }}$ | Sum | $C_{\text {out }}$ |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

When is Sum 1?
$\sim C_{i n} \&\left(A^{\wedge} B\right) \mid C_{i n} \& \sim\left(A^{\wedge} B\right)==\left(C_{i n} \wedge\left(A^{\wedge} B\right)\right)$
When is $\mathrm{C}_{\text {out }}$ 1?
$(A \& B) \quad\left(\left(A^{\wedge} B\right) \& C_{i n}\right)$

## One-bit (full) adder

- Need to include:
carry-in and carry-out

| A | B | $\mathrm{C}_{\text {in }}$ | Sum | $\mathrm{C}_{\text {out }}$ |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |



## Multi-bit Adder (Ripple-carry Adder)



## Three-bit Adder (Ripple-carry Adder)



## Arithmetic Logic Unit (ALU)

- One component that knows how to manipulate bits in multiple ways
- Addition
- Subtraction
- Multiplication / Division
- Bitwise AND, OR, NOT, etc.
- Built by combining components
- Take advantage of sharing HW when possible (e.g., subtraction using adder)


## Simple 3-bit ALU: Add and bitwise OR

3-bit inputs
$A$ and $B$ :


## Simple 3-bit ALU: Add and bitwise OR



## Simple 3-bit ALU: Add and bitwise OR

3-bit inputs $A$ and $B$ :


## Which of these circuits lets us select between two inputs?



## Which of these circuits lets us select between two inputs?



## Multiplexor: Chooses an input value

Inputs: $2^{\mathrm{N}}$ data inputs, N signal bits
Output: is one of the $2^{\mathrm{N}}$ input values


- Control signal c , chooses the input for output
- When $c$ is 1 : choose $a$, when $c$ is 0 : choose $b$


## N-Way Multiplexor

Choose one of N inputs, need $\log _{2} \mathrm{~N}$ select bits


## Example 1-bit, 4-way MUX

- When select input is 2 (0b10): C chosen as output


| $S$ | Out |
| :---: | :---: |
| 0 | A |
| 1 | B |
| 2 | C |
| 3 | $D$ |

## Simple 3-bit ALU: Add and bitwise OR



## ALU: Arithmetic Logic Unit



- Arithmetic and logic circuits: ADD, SUB, NOT, ...
- Control circuits: use op bits to select output
- Circuits around ALU:
- Select input values $X$ and $Y$ from instruction or register
- Select op bits from instruction to feed into ALU
- Feed output somewhere


## Goal: Build a CPU (model)

Three main classifications of hardware circuits:


1. ALU: implement arithmetic \& logic functionality

- Example: adder circuit to add two values together

2. Storage: to store binary values

- Example: set of CPU registers ("register file") to store temporary values

3. Control: support/coordinate instruction execution

- Example: circuitry to fetch the next instruction from memory and decode it


## Goal: Build a CPU (model)

Three main classifications of hardware circuits:

2. Storage: to store binary values

- Example: set of CPU registers ("register file") to store temporary values

Give the CPU a "scratch space" to perform calculations and keep track of the state its in.

## CPU so far...

- We can perform arithmetic!
- Storage questions:
- Where to the ALU input values come from?
- Where do we store the result?
- What does this "register" thing mean?



## Memory Circuit Goals: Starting Small

- Store a 0 or 1
- Retrieve the 0 or 1 value on demand (read)
- Set the 0 or 1 value on demand (write)


## R-S Latch: Stores Value Q

When $R$ and $S$ are both 1: Maintain a value
$R$ and $S$ are never both simultaneously 0


- To write a new value:
- Set S to 0 momentarily ( R stays at 1 ): to write a 1
- Set R to 0 momentarily ( S stays at 1 ): to write a 0


## R-S Latch: Stores Value Q

Assume that the RS Latch currently stores 1.
To write 0 into the latch, set R's value to 0 .


## Gated D Latch

## Controls S-R latch writing, ensures S \& R never both 0



D: into top NAND, ~D into bottom NAND
WE: write-enabled, when set, latch is set to value of $D$

Latches used in registers (up next) and SRAM (caches, later)
Fast, not very dense, expensive
DRAM: capacitor-based


## An N-bit Register

- Fixed-size storage (8-bit, 32-bit, 64-bit, etc.)
- Gated D latch lets us store one bit

- Connect N of them to the same write-enable wire!



## "Register file"

- A set of registers for the CPU to store temporary values.
- This is (finally) something you will interact with!
- Instructions of form:
- "add R1 + R2, store result in R3"


## Memory Circuit Summary

- Lots of abstraction going on here!
- Gates hide the details of transistors.
- Build R-S Latches out of gates to store one bit.
- Combining multiple latches gives us N -bit register.
- Grouping N -bit registers gives us register file.
- Register file's simple interface:
- Read $R_{x}$ 's value, use for calculation
- Write $R_{y}$ 's value to store result


## Memory Circuit Summary

- Lots of abstraction going on here!
- Gates hide the details of transistors.
- Build R-S Latches out of gates to store one bit.
- Combining multiple latches gives us N -bit register.
- Grouping N -bit registers gives us register file.
- Register file's simple interface:
- Read $R_{x}$ 's value, use for calculation
- Write $R_{y}$ 's value to store result


## Memory Circuit Summary

- Lots of abstraction going on here!
- Gates hide the details of transistors.
- Build R-S Latches out of gates to store one bit.
- Combining multiple latches gives us N -bit register.
- Grouping N -bit registers gives us register file.
- Register file's simple interface:
- Read $R_{x}$ 's value, use for calculation
- Write $R_{y}$ 's value to store result


## CPU so far...

We know how to store data (in register file).
We know how to perform arithmetic on it, by feeding it to ALU.
Remaining questions:
Which register(s) do we use as input to ALU?
Which operation should the ALU perform?
To which register should we store the result?


## Recall: Von Neumann Model



## Digital Circuits - Building a CPU

Three main classifications of HW circuits:

1. ALU: implement arithmetic \& logic functionality
(ex) adder to add two values together
2. Storage: to store binary values
(ex) Register File: set of CPU registers
3. Control: support/coordinate instruction execution
(ex) fetch the next instruction to execute
Circuits are built from Logic Gates which are built from transistors

## Digital Circuits - Building a CPU

## Three main classifications of HW circuits:

3. Control: support/coordinate instruction execution (ex) fetch the next instruction to execute

Keep track of where we are in the program.
Execute instruction, move to next.

| HW Circuits |
| :---: |
| Logic Gates |
| Transistor |

## Control Unit

Which register(s) do we use as input to ALU?
Which operation should the ALU perform?
To which register should we store the result?


## CPU Game Plan

- Fetch instruction from memory
- Decode what the instruction is telling us to do
- Tell the ALU what it should be doing
- Find the correct operands
- Execute the instruction (arithmetic, etc.)
- Store the result


## Program State

Let's add two more special registers (not in register file) to keep track of program.

```
    Program Counter (PC): Memory address of next instr
```

Instruction Register (IR): $\quad$ Instruction contents (bits)


## Fetching instructions.

Load IR with the contents of memory at the address stored in the PC.


## Decoding instructions.

Interpret the instruction bits: What operation? Which arguments?

Program Counter (PC): $\square$
Instruction Register (IR):
OP Code \| Reg A | Reg B | Result


## Decoding instructions.

Interpret the instruction bits: What operation? Which arguments?

Program Counter (PC): $\square$
Instruction Register (IR):
OP Code \| Reg A | Reg B | Result


## Decoding instructions.

Interpret the instruction bits: What operation? Which arguments?


## Executing instructions.

Interpret the instruction bits: What operation? Which arguments?

Program Counter (PC): $\square$
Instruction Register (IR):
OP Code \| Reg A \| Reg B | Result



## Storing results.

We've just computed something. Where do we put it?


Why do we need a program counter? Can't we just start at 0 and count up one at a time from there?
A. We don't, it's there for convenience.
B. Some instructions might skip the PC forward by more than one.
C. Some instructions might adjust the PC backwards.
D. We need the PC for some other reason(s).

Why do we need a program counter? Can't we just start at 0 and count up one at a time from there?
A. We don't, it's there for convenience.
B. Some instructions might skip the PC forward by more than one.
C. Some instructions might adjust the PC backwards.
D. We need the PC for some other reason(s).

## Storing results.

Interpret the instruction bits: What operation? Which arguments?


## Clocking

- Need to periodically transition from one instruction to the next.
- It takes time to fetch from memory, for signal to propagate through wires, etc.
- Too fast: don't fully compute result
- Too slow: waste time


## Clock Driven System

- Everything in is driven by a discrete clock
- clock: an oscillator circuit, generates hi low pulse
- clock cycle: one hi-low pair

- Clock determines how fast system runs
- Processor can only do one thing per clock cycle
- Usually just one part of executing an instruction
- 1GHz processor:

1 billion cycles/second $\rightarrow 1$ cycle every nanosecond

## Cycle Time: Laundry Analogy

- Discrete stages: fetch, decode, execute, store
- Analogy (laundry): washer, dryer, folding, dresser


You have big problems if you have millions of loads of laundry to do....

## Laundry




## Pipelining (Laundry)



Steady state: One load finishes every hour! (Not every four hours like before.)


Steady state: One instruction finishes every nanosecond!
(Clock rate can be faster.)

## Pipelining

(For more details about this and the other things we talked about here, take architecture.)

